IXYS

Advance Technical Information

X3-Class HiPerFET™ Power MOSFET

IXFH54N65X3

V_{DSS} = 650V
I_{D25} = 54A
$R_{DS(on)}$ ≤ 54mΩ

N-Channel Enhancement Mode
Avalanche Rated



TO-247 (IXFH)



G = Gate D = Drain
S = Source Tab = Drain

Symbol	Test Conditions	Maximum Ratings	
V_{DSS}	T_J = 25°C to 150°C	650	V
V_{DGR}	T_J = 25°C to 150°C, R_{GS} = 1MΩ	650	V
V_{GSS}	Continuous	±20	V
V_{GSM}	Transient	±30	V
I_{D25}	T_C = 25°C	54	A
I_{DM}	T_C = 25°C, Pulse Width Limited by T_{JM}	70	A
I_A	T_C = 25°C	10	A
E_{AS}	T_C = 25°C	1.5	J
dv/dt	$I_S \le I_{DM}$, $V_{DD} \le V_{DSS}$, $T_J \le 150°C$	50	V/ns
P_D	T_C = 25°C	570	W
T_J		-55 ... +150	°C
T_{JM}		150	°C
T_{stg}		-55 ... +150	°C
T_L	Maximum Lead Temperature for Soldering 1.6 mm (0.062 in.) from Case for 10s	300	°C
M_d	Mounting Torque	1.13 / 10	Nm/lb.in
Weight		6	g

Symbol	Test Conditions (T_J = 25°C, Unless Otherwise Specified)	Characteristic Values Min.	Typ.	Max.	
BV_{DSS}	V_{GS} = 0V, I_D = 1mA	650			V
$V_{GS(th)}$	$V_{DS} = V_{GS}$, I_D = 4mA	3.5		5.0	V
I_{GSS}	V_{GS} = ±20V, V_{DS} = 0V			±100	nA
I_{DSS}	$V_{DS} = V_{DSS}$, V_{GS} = 0V			35	μA
	T_J = 125°C			5	mA
$R_{DS(on)}$	V_{GS} = 10V, $I_D = 0.5 \bullet I_{D25}$, Note 1			54	mΩ

Features

- International Standard Package
- Low $R_{DS(ON)}$ and Q_G
- Avalanche Rated
- Low Package Inductance

Advantages

- High Power Density
- Easy to Mount
- Space Savings

Applications

- Switch-Mode and Resonant-Mode Power Supplies
- DC-DC Converters
- PFC Circuits
- AC and DC Motor Drives
- Robotics and Servo Controls

Symbol	Test Conditions (T_J = 25°C, Unless Otherwise Specified)	Characteristic Values Min.	Typ.	Max	
g_{fs}	V_{DS} = 10V, I_D = 0.5 • I_{D25}, Note 1	23	38		S
R_{Gi}	Gate Input Resistance		3.0		Ω
C_{iss}	V_{GS} = 0V, V_{DS} = 25V, f = 1MHz		3360		pF
C_{oss}			5020		pF
C_{rss}			21		pF
	Effective Output Capacitance				
$C_{o(er)}$	Energy related; V_{GS} = 0V, V_{DS} = 0.8 • V_{DSS}		165		pF
$C_{o(tr)}$	Time related; V_{GS} = 0V, V_{DS} = 0.8 • V_{DSS}		720		pF
$t_{d(on)}$	**Resistive Switching Times**		23		ns
t_r	V_{GS} = 10V, V_{DS} = 0.5 • V_{DSS}, I_D = 0.5 • I_{D25}		10		ns
$t_{d(off)}$	R_G = 10Ω (External)		56		ns
t_f			7		ns
$Q_{g(on)}$	V_{GS} = 10V, V_{DS} = 0.5 • V_{DSS}, I_D = 0.5 • I_{D25}		49		nC
Q_{gs}			17		nC
Q_{gd}			16		nC
R_{thJC}				0.22	°C/W
R_{thCS}			0.21		°C/W

Source-Drain Diode

Symbol	Test Conditions (T_J = 25°C, Unless Otherwise Specified)	Characteristic Values Min.	Typ.	Max	
I_S	V_{GS} = 0V			54	A
I_{SM}	Repetitive, Pulse Width Limited by T_{JM}			216	A
V_{SD}	I_F = I_S, V_{GS} = 0V, Note 1			1.4	V
t_{rr}	I_F = 27A, -di/dt = 100A/μs		140		ns
Q_{RM}	V_R = 100V		860		nC
I_{RM}			12.3		A

Note 1. Pulse test, t ≤ 300μs, duty cycle, d ≤ 2%.

ADVANCE TECHNICAL INFORMATION

The product presented herein is under development. The Technical Specifications offered are derived from a subjective evaluation of the design, based upon prior knowledge and experience, and constitute a "considered reflection" of the anticipated result. IXYS reserves the right to change limits, test conditions, and dimensions without notice.

Fig. 1. Output Characteristics @ T_J = 25°C



Fig. 2. Extended Output Characteristics @ T_J = 25°C



Fig. 3. Output Characteristics @ T_J = 125°C



Fig. 4. $R_{DS(on)}$ Normalized to I_D = 27A Value vs. Junction Temperature



Fig. 5. $R_{DS(on)}$ Normalized to I_D = 27A Value vs. Drain Current



Fig. 6. Normalized Breakdown & Threshold Voltages vs. Junction Temperature



Fig. 7. Maximum Drain Current vs. Case Temperature



Fig. 8. Input Admittance



Fig. 9. Transconductance



Fig. 10. Forward Voltage Drop of Intrinsic Diode



Fig. 11. Gate Charge



Fig. 12. Capacitance



Fig. 13. Output Capacitance Stored Energy



Fig. 14. Forward-Bias Safe Operating Area



Fig. 15. Maximum Transient Thermal Impedance



TO-247 Outline



1 - Gate
2,4 - Drain
3 - Source

SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.190	.205	4.83	5.21
A1	.090	.100	2.29	2.54
A2	.075	.085	1.91	2.16
b	.045	.055	1.14	1.40
b2	.075	.087	1.91	2.20
b4	.115	.126	2.92	3.20
C	.024	.031	0.61	0.80
D	.819	.840	20.80	21.34
D1	.650	.690	16.51	17.53
D2	.035	.050	0.89	1.27
E	.620	.635	15.75	16.13
E1	.545	.565	13.84	14.35
e	.215 BSC		5.45 BSC	
J	--	.010	--	0.25
K	--	.025	--	0.64
L	.780	.810	19.81	20.57
L1	.150	.170	3.81	4.32
øP	.140	.144	3.55	3.65
øP1	.275	.290	6.99	7.37
Q	.220	.244	5.59	6.20
R	.170	.190	4.32	4.83
S	.242 BSC		6.15 BSC	

NOTE: This drawing will meet all dimensions requirement of JEDEC outlines TO-247 AD (R-PSIP-F3)